An Efficient Low Power Viterbi Decoder Design using T-algorithm
نویسندگان
چکیده
منابع مشابه
Low-Power Adaptive Viterbi Decoder for TCM Using T-Algorithm
Viterbi Decoder (VD) employed in digital wireless communication plays a dominant role in the overall power consumption of trellis coded modulation (TCM) decoder. Power reduction in VD could be achieved by reducing the number of states. A pre-computation architecture with Talgorithm was implemented for this purpose, and when we compare this result with full Trellis VD, this approach significantl...
متن کاملAn Efficient Low Power Viterbi Decoder
This paper presents an efficient Low-Power Viterbi Decoder Design using T-algorithm. It implements the viterbi decoder using T-algorithm for decoding a bit-stream encoded by a corresponding forward error correction convolutional encoding system. A lot of digital communication systems incorporated a viterbi decoder for decoding convolutionally encoded data. The viterbi decoder is able to correct...
متن کاملDesign of Low Power Viterbi Decoder Using Asynchronous Techniques
In today’s digital communication systems, Convolutional codes are broadly used in channel coding techniques. The Viterbi decoder due to its high performance is commonly used for decoding the convolution codes. Fast developments in the communication field have created a rising demand for high speed and low power Viterbi decoders with long battery life, low power dissipation and low weight. Despi...
متن کاملLow Power Adaptive Viterbi Decoder Design for Trellis Coded Modulation
By using viterbi decoder the power can be reduced according to number of stages used in each block. The efficient way to reduce data corruption in digital communication channels using various decoding algorithm. Although hardware implementations of decoding algorithms, (i.e.,) Viterbi algorithm, have shown good noise tolerance for error-correcting codes, these hardware implementations require a...
متن کاملPower-Efficient State Exchange Scheme for Low-Latency SMU Design of Viterbi Decoder
Viterbi decoder is a common module in communication system, which has the requirement of low power and low decoding latency. The conventional register exchange (RE) algorithm and memory-based trace-back (TB) algorithm cannot meet both constraints of power and decoding latency. In this paper, we propose a new Survivor Memory Unit (SMU) algorithm, named State Exchange (SE) algorithm. The SE algor...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2013
ISSN: 0975-8887
DOI: 10.5120/13246-0707